

2/17

FIG.2(a)

INPUT PHASE-TO-PHASE VOLTAGE VAC




FIG.2(b)

INPUT CURRENT  $I_i$




FIG.2(c)

INPUT CURRENT DETECTION PERIOD (CONTROL PERIOD)



3/17

FIG.3(a)

INPUT CURRENT  $I_i$




FIG.3(b)





FIG.3(c)

DRIVE CURRENT  $I_d$





5/17

FIG.5(a)

INPUT CURRENT  $I_i$




FIG.5(b)





FIG.5(c)

DRIVE CURRENT  $I_d$





7/17

FIG.7(a)

INPUT CURRENT  $I_i$




FIG.7(b)






FIG.7(c)

DRIVE CURRENT  $I_d$







9/17

FIG.9(a)

INPUT CURRENT  $I_i$




FIG.9(b)

SPEED  $\omega$






FIG.9(c)

DRIVE CURRENT  $I_d$



10/17

FIG.10



11/17

FIG.11(a)

INPUT PHASE-TO-PHASE VOLTAGE VAC






FIG.11(b)

INPUT CURRENT  $i_i$



INPUT CURRENT IS DETECTED ONLY IN THE VICINITY OF  
PHASE WHERE THE INPUT CURRENT REACHES THE PEAK

FIG.12



13/17

FIG.13




FIG.14






FIG. 15



16/17

FIG.16





17/17

FIG.17

